# 8-bit Proprietary Microcontroller

**CMOS** 

# F<sup>2</sup>MC-8L MB89620R Series

# MB89623R/625R/P625/W625/626R/627R/P627/W627/T627R MB89PV620

# DESCRIPTION

The MB89620R series has been developed as a general-purpose version of the F<sup>2</sup>MC\*-8L family consisting of proprietary 8-bit, single-chip microcontrollers.

In addition to the F<sup>2</sup>MC-8L CPU core which can operate at low voltage but at high speed, the microcontrollers contain a variety of peripheral functions such as timers, serial interfaces, an A/D converter, and an external interrupt.

The MB89620R series is applicable to a wide range of applications from consumer products to industrial equipment, including portable devices.

\*: F<sup>2</sup>MC stands for FUJITSU Flexible Microcontroller.

# FEATURES

- Various package options Three types of QFP packages (1 mm, 0.65 mm, or 0.5 mm lead pitch) SDIP packages
- High-speed processing at low voltage Minimum execution time: 0.4 μs/3.5 V, 0.8 μs/2.7 V
- F<sup>2</sup>MC-8L family CPU core


Instruction set optimized for controllers Instruction set optimized for controllers Bit manipulation instructions, etc.

- Four types of timers
  8-bit PWM timer (also usable as a reload timer)
  8-bit pulse width count timer (Continuous measurement capable, applicable to remote control, etc.)
  16-bit timer/counter
  20-bit timebase timer
- Two serial interfaces
   Switchable transfer direction allows communication with various equipment.
- 8-bit A/D converter
   Sense mode function enabling comparison at 5 μs
   Activation by an external input capable

#### (Continued)

- External interrupt: 4 channels Four channels are independent and capable of wake-up from low-power consumption modes (with an edge detection function).
- Low-power consumption modes
   Stop mode (Oscillation stops to minimize the current consumption.)
   Sleep mode (The CPU stops to reduce the current consumption to approx. 1/3 of normal.)
- Bus interface functions
   Including hold and ready functions

# PACKAGE



# ■ PRODUCT LINEUP

Part number		MR80D625 MR80D627							
Parameter	MB89623R	MB89625R	MB89626R	MB89627R	MB89T627R	MB89P625 MB89W625	MB89P627 MB89W627	MB89PV620	
Classificati on		Mass produc (mask ROM	ction product: // products)	5	External ROM products	One-time F products/E products		Piggyback/ evaluation product for evaluation and development	
ROM size	8 K × 8 bits (internal mask ROM)	16 K × 8 bits (internal mask ROM)	24 K × 8 bits (internal mask ROM)	32 K × 8 bits (internal mask ROM)	External ROM	16 K × 8 bits (internal PROM, programmable with general- purpose EPROM programmer)	32 K × 8 bits (internal PROM, programmable with general- purpose EPROM programmer)	32 K × 8 bits (external ROM)	
RAM size	$256 \times 8$ bits	$512 \times 8$ bits	$768 \times 8$ bits	1 K × 8 bits	1 K×8 bits	$512 \times 8$ bits	1 K×8 bits	$1 \text{ K} \times 8 \text{ bits}$	
CPU functions	Number of instructions:136Instruction bit length:8 bitsInstruction length:1 to 3 bytesData bit length:1, 8, 16 bitsMinimum execution time:0.4 µs /10 MHzInterrupt processing time:3.6 µs/10 MHz								
Ports	I/O po Outpu	oorts: t ports (N-ch rts (N-ch ope t ports (CMO rts (CMOS):	en-drain)	8 (All als 8 (4 port 8 (All als	s also serve so serve as p s also serve so serve as b lso serve as	eripherals.) as periphera us control pi	ıls.) ns.)		
8-bit PWM timer	8-bit rel	oad timer op 8-bit reso	eration (togg plution PWM					3.3 ms)	
8-bit pulse width count timer	8-bit re	it timer opera eload timer op nuous measu	peration (tog 8-bit pu	gled output c lse width me	apable, oper asurement o	ating clock c	ycle: 0.4 to 1	2.8 µs)	
16-bit timer/ counter		16-bit timer operation (operating clock cycle: 0.4 $\mu$ s) 16-bit event counter operation (Rising/falling/both edges selectable)							
8-bit serial I/O 1, 8-bit serial I/O 2		8 bits LSB first/MSB first selectable One clock selectable from four transfer clocks (one external shift clock, three internal shift clocks: 0.8 μs, 3.2 μs, 12.8 μs)							
8-bit A/D converter		Continuous	A/D conve	rsion mode ( e mode (con r an external	n × 8 channe conversion ti version time: activation or voltage input	ime: 18 μs) 5 μs)	mer capable		

(Continued)

(Continued)

Part number Parameter	MB89623R	MB89625R	MB89626R	MB89627R	MB89T627R	MB89P625 MB89W625	MB89P627 MB89W627	MB89PV620
External interrupt	4 independent channels (edge selection, interrupt vector, source flag) Rising edge/falling edge selectable Used also for wake-up from stop/sleep mode. (Edge detection is also permitted in stop mode.)							
Standby modes		Sleep mode, stop mode						
Process				CN	NOS			
Operating voltage*	2.2 V to 6.0 V 2.7 V to 6.0 V							
EPROM for use	— A-20T MBM270					MBM27C256 A-20TV MBM27C256 A-20CZ		

\*: Varies with conditions such as the operating frequency. (See section "Electrical Characteristics.")

# ■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB89623R MB89625R	MB89626R MB89627R MB89T627R MB89P625	MB89P627	MB89W625 MB89W627	MB89PV620
DIP-64P-M01	0	0	0	×	×
FPT-64P-M03	0	×*	×*	×*	×*
FPT-64P-M06	0	0	0	×	×
FPT-64P-M09	0	0	0	×*	×*
DIP-64C-A06	×	×	×	0	×
MQP-64C-P01	×	×	×	×	0
MDP-64C-P02	×	×	×	×	0

 $\bigcirc$ : Available  $\times$ : Not available

\*: Lead pitch converter sockets (manufacturer: Sun Hayato Co., Ltd.) are available. 64SD-64QF2-8L: For conversion from DIP-64P-M01 or DIP-64C-A06 to FPT-64P-M03 64SD-64SQF-8L: For conversion from DIP-64P-M01 or DIP-64C-A06 to FPT-64P-M09 Inquiry: Sun Hayato Co., Ltd.: TEL (81)-3-3986-0403 FAX (81)-3-5396-9106

Note: For more information about each package, see section "
Package Dimensions."

### ■ DIFFERENCES AMONG PRODUCTS

#### 1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used. Take particular care on the following points:

- On the MB89623R, the upper half of the register bank cannot be used.
- On the MB89P627, the program area starts from address 8007<sup>H</sup> but on the MB89PV620 and MB89627R starts from 8000<sup>H</sup>.

(On the MB89P627, addresses  $8000_{\text{H}}$  to  $8006_{\text{H}}$  comprise the option setting area, option settings can be read by reading these addresses. On the MB89PV620 and MB89627R, addresses  $8000_{\text{H}}$  to  $8006_{\text{H}}$  could also be used as a program ROM. However, do not use these addresses in order to maintain compatibility of the MB89P627.)

- The stack area, etc., is set at the upper limit of the RAM.
- The external area is used.

#### 2. Current Consumption

- In the case of the MB89PV620, add the current consumed by the EPROM which is connected to the top socket.
- When operated at low speed, the product with an OTPROM (one-time PROM) or an EPROM will consume more current than the product with a mask ROM.

However, the current consumption in sleep/stop modes is the same. (For more information, see section "■ Electrical Characteristics".)

#### 3. Mask Options

Functions that can be selected as options and how to designate these options vary by the product.

Before using options check section "
Mask Options."

Take particular care on the following points:

- A pull-up resistor cannot be set for P40 to P47 on the MB89P625, MB89W625, MB89P627, and MB89W627.
- A pull-up resistor is not selectable for P50 to P57 when the A/D converter is used.
- Options are fixed on the MB89PV620.

#### 4. Differences between the MB89620 and MB89620R Series

• Memory access area

Memory access area of the following products is the same; both the MB89625 and MB89625R, and both the MB89627 and MB89627R.

The access area of the MB89623 and MB89626 is different from that of the MB89623R and MB89626R respectively when using in external bus mode. See below.

Address	Memory area				
Address	MB89623	MB89623R			
0000н to 007Fн	I/O area	I/O area			
0080н to 017Fн	RAM area	RAM area			
0180н to 027Fн		Access prohibited			
0280н to BFFFн	External area	External area			
C000н to DFFFн	_	Access prohibited			
E000н to FFFFн	ROM area	ROM area			

Address	Memory area					
Address	MB89626	MB89626R				
0000н to 007Fн	I/O area	I/O area				
0080н to 037Fн	RAM area	RAM area				
0380н to 047Fн		Access prohibited				
0480н to 7FFFн	External area	External area				
8000н to 9FFFн		Access prohibited				
A000н to FFFFн	ROM area	ROM area				

• Other specifications Both the MB89620R and MB89620 series is the same.

• Electrical specifications/electrical characteristics Electrical specifications of the MB89620R series are the same with that of the MB89620 series.


# ■ CORRESPONDENCE BETWEEN THE MB89620 AND MB89620R SERIES


- The MB89620R series is the reduction version of the MB89620 series.
- The MB89620 and MB89620R series consist of the following products:

MB89620 series	MB89623	MB89625	MB89626	MB896267	MB89P625	MB89P627	MB89PV620
MB89620R series	MB89623R	MB89625R	MB89626R	MB896267R	1010031 023		1010031 0020

MB89620 series	MB89W625	MB89W627	MB89T627R
MB89620R series	1010030023	10100300027	WD0910271







#### • Pin assignment on package top (MB89PV620 only)

Pin no.	Pin name						
65	N.C.	73	A2	81	N.C.	89	OE
66	Vpp	74	A1	82	O4	90	N.C.
67	A12	75	A0	83	O5	91	A11
68	A7	76	N.C.	84	O6	92	A9
69	A6	77	O1	85	07	93	A8
70	A5	78	O2	86	O8	94	A13
71	A4	79	O3	87	CE	95	A14
72	A3	80	Vss	88	A10	96	Vcc

N.C.: Internally connected. Do not use.

### ■ PIN DESCRIPTION

Pin no.			0:		
SH-DIP <sup>*1</sup> MDIP <sup>*2</sup>	QFP1 <sup>*3</sup> MQFP <sup>*4</sup>	LQFP <sup>∗5</sup> QFP2 <sup>∗6</sup>	Pin name	Circuit type	Function
30	23	22	X0	А	Crystal oscillator pins
31	24	23	X1	-	
28	21	20	MOD0	В	Operating mode selection pins
29	22	21	MOD1		Connect directly to Vcc or Vss.
27	20	19	RST	С	Reset I/O pin This pin is an N-ch open-drain output type with a pull-up resistor, and a hysteresis input type. "L" is output from this pin by an internal reset source. The internal circuit is initialized by the input of "L".
56 to 49	49 to 42	48 to 41	P00/AD0 to P07/AD7	D	General-purpose I/O ports When an external bus is used, these ports function as multiplex pins of lower address output and data I/O.
48 to 41	41 to 34	40 to 33	P10/A08 to P17/A15	D	General-purpose I/O ports When an external bus is used, these ports function as upper address output.
40	33	32	P20/BUFC	F	General-purpose output-only port When an external bus is used, this port can also be used as a buffer control output by setting the BCTR.
39	32	31	P21/HAK	F	General-purpose output-only port When an external bus is used, this port can also be used as a hold acknowledge output by setting the BCTR.
38	31	30	P22/HRQ	D	General-purpose output-only port When an external bus is used, this port can also be used as a hold request input by setting the BCTR.
37	30	29	P23/RDY	D	General-purpose output-only port When an external bus is used, this port functions as a ready input.
36	29	28	P24/CLK	F	General-purpose output-only port When an external bus is used, this port functions as a clock output.
35	28	27	P25/WR	F	General-purpose output-only port When an external bus is used, this port functions as a write signal output.
34	27	26	P26/RD	F	General-purpose output-only port When an external bus is used, this port functions as a read signal output.
33	26	25	P27/ALE	F	General-purpose output-only port When an external bus is used, this port functions as an address latch signal output.

(Continued)

9

\*1: DIP-64P-M01, DIP-64C-A06 \*2: MDP-64C-P02

\*4: MQP-64C-P01

\*2: MDP-64C-P02 \*5: FPT-64P-M03 \*3: FPT-64P-M06 \*6: FPT-64P-M09

(Continued)

	Pin no.			0::4	
SH-DIP <sup>*1</sup> MDIP <sup>*2</sup>	QFP1 <sup>*3</sup> MQFP <sup>*4</sup>	LQFP <sup>*5</sup> QFP2 <sup>*6</sup>	Pin name	Circuit type	Function
58	51	50	P30/ADST	E	General-purpose I/O port Also serves as an A/D converter external activation. This port is a hysteresis input type.
59	52	51	P31/SCK1	E	General-purpose I/O port Also serves as the clock I/O for the 8-bit serial I/O 1. This port is a hysteresis input type.
60	53	52	P32/SO1	E	General-purpose I/O port Also serves as the data output for the 8-bit serial I/O 1. This port is a hysteresis input type.
61	54	53	P33/SI1	E	General-purpose I/O port Also serves as the data input for the 8-bit serial I/O 1. This port is a hysteresis input type.
62	55	54	P34/EC	E	General-purpose I/O port Also serves as the external clock input for the 16-bit timer/counter. This port is a hysteresis input type.
63	56	55	P35/PWC	E	General-purpose I/O port Also serves as the measured pulse input for the 8-bit pulse width count timer. This port is a hysteresis input type.
1	58	57	P36/WTO	E	General-purpose I/O port Also serves as the toggle output for the 8-bit pulse width count timer. This port is a hysteresis input type.
2	59	58	P37/PTO	E	General-purpose I/O port Also serves as the toggle output for the 8-bit PWM timer. This port is a hysteresis input type.
3 to 6	60 to 63	59 to 62	P40 to P43	G	N-ch open-drain I/O ports These ports are a hysteresis input type.
7	64	63	P44/BZ	G	N-ch open-drain I/O port Also serves as a buzzer output. This port is a hysteresis input type.
8	1	64	P45/SCK2	G	N-ch open-drain I/O port Also serves as the clock I/O for the 8-bit serial I/O 2. This port is a hysteresis input type.
9	2	1	P46/SO2	G	N-ch open-drain I/O port Also serves as the data output for the 8-bit serial I/O 2. This port is a hysteresis input type.
10	3	2	P47/SI2	G	N-ch open-drain I/O port Also serves as the data input for the 8-bit serial I/O 2. This port is a hysteresis input type.

\*1: DIP-64P-M01, DIP-64C-A06 \*2: MDP-64C-P02

\*4: MQP-64C-P01

\*5: FPT-64P-M03

\*3: FPT-64P-M06 \*6: FPT-64P-M09 (Continued)

(Continued)

	Pin no.			Circuit	
SH-DIP <sup>*1</sup> MDIP <sup>*2</sup>	QFP1 <sup>*3</sup> MQFP <sup>*4</sup>	LQFP <sup>*5</sup> QFP2 <sup>*6</sup>	Pin name	type	Function
11 to 18	4 to 11	3 to 10	P50/AN0 to P57/AN7	Н	N-ch open-drain output-only ports Also serve as the analog input for the A/D converter.
22 to 25	15 to 18	14 to 17	P60/INT0 to P63/INT3	I	General-purpose input-only ports Also serve as an external interrupt input. These ports are a hysteresis input type.
26	19	18	P64	I	General-purpose input-only port This port is a hysteresis input type.
64	57	56	Vcc		Power supply pin
32, 57	25, 50	24, 49	Vss	_	Power supply (GND) pins
19	12	11	AVcc		A/D converter power supply pin
20	13	12	AVR		A/D converter reference voltage input pin
21	14	13	AVss		A/D converter power supply (GND) pin Use this pin at the same voltage as Vss.
*1: DIP	-64P-M01,	DIP-64C-A	06 *2: M	DP-64C-F	202 *3: FPT-64P-M06

\*4: MQP-64C-P01

\*5: FPT-64P-M03

\*6: FPT-64P-M09


Pin	no.		1/0	Function
MDIP*1	MQFP <sup>*2</sup>	Pin name	I/O	Function
65	66	Vpp	0	"H" level output pin
66 67 68 69 70 71 72 73 74	67 68 69 70 71 72 73 74 75	A12 A7 A6 A5 A4 A3 A2 A1 A0	0	Address output pins
75 76 77	77 78 79	01 02 03	I	Data input pins
78	80	Vss	0	Power supply (GND) pin
79 80 81 82 83	82 83 84 85 86	04 05 06 07 08	I	Data input pins
84	87	CE	0	ROM chip enable pin Outputs "H" during standby.
85	88	A10	0	Address output pin
86	89	ŌĒ	0	ROM output enable pin Outputs "L" at all times.
87 88 89	91 92 93	A11 A9 A8	0	Address output pins
90	94	A13	0	
91	95	A14	0	
92	96	Vcc	0	EPROM power supply pin
	65 76 81 90	N.C.		Internally connected pins Be sure to leave them open.

### • External EPROM pins (MB89PV620 only)

\*1: MDP-64C-P02


\*2: MQP-64C-P01

## ■ I/O CIRCUIT TYPE



(Continued)





### ■ HANDLING DEVICES

#### 1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input and output pins other than medium- and high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section "I Electrical Characteristics" is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also, take care to prevent the analog power supply (AVcc and AVR) and analog input from exceeding the digital power supply (Vcc) when the analog system power supply is turned on and off.

#### 2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

#### 3. Treatment of Power Supply Pins on Microcontrollers with A/D and D/A Converters

Connect to be AVcc = DAVC = Vcc and AVss = AVR = Vss even if the A/D and D/A converters are not in use.

#### 4. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

#### 5. Power Supply Voltage Fluctuations

Although V<sub>CC</sub> power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that V<sub>CC</sub> ripple fluctuations (P-P value) will be less than 10% of the standard V<sub>CC</sub> value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

#### 6. Precautions when Using an External Clock

When an external clock is used, oscillation stabilization time is required even for power-on reset (optional) and wake-up from stop mode.

## ■ PROGRAMMING TO THE EPROM ON THE MB89P625


The MB89P625 is an OTPROM version of the MB89620R series.

#### 1. Features

- 16-Kbyte PROM on chip
- Options can be set using the EPROM programmer.
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)

#### 2. Memory Space

Memory space in each mode such as 16-Kbyte PROM, option area is diagrammed below.



#### 3. Programming to the EPROM

In EPROM mode, the MB89P625 functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.

When the operating ROM area for a single chip is 16 Kbytes (C000 $_{H}$  to FFFF<sub>H</sub>) the PROM can be programmed as follows:

#### • Programming procedure

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 4000<sub>H</sub> to 7FFF<sub>H</sub> (note that addresses C000<sub>H</sub> to FFFF<sub>H</sub> while operating as a single chip assign to 4000<sub>H</sub> to 7FFF<sub>H</sub> in EPROM mode). Load option data into addresses 3FF0<sub>H</sub> to 3FF5<sub>H</sub> of the EPROM programmer. (For information about each corresponding option, see "4. Setting OTPROM Options.")
- (3) Program to  $3FF0_{H}$  to  $7FFF_{H}$  with the EPROM programmer.

#### 4. Setting OTPROM Options

The programming procedure is the same as that for the PROM. Options can be set by programming values at the addresses shown on the memory map.

The relationship between bits and options is shown on the following bit map:

#### • OTPROM option bit map (MB89P625)

Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
3FF0н	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Reset pin output 1: Yes 0: No	Oscillation stabilization time 1: Crystal 0: Ceramic	Power-on reset 1: Yes 0: No
3FF1н	P07	P06	P05	P04	P03	P02	P01	P00
	Pull-up	Pull-up						
	1: No	1: No						
	0: Yes	0: Yes						
3FF2н	P17	P16	P15	P14	P13	P12	P11	P10
	Pull-up	Pull-up						
	1: No	1: No						
	0: Yes	0: Yes						
3FF3⊦	P37	P36	P35	P34	P33	P32	P31	P30
	Pull-up	Pull-up						
	1: No	1: No						
	0: Yes	0: Yes						
3FF4н	P57	P56	P55	P54	P53	P52	P51	P50
	Pull-up	Pull-up						
	1: No	1: No						
	0: Yes	0: Yes						
3FF5⊦	Vacancy	Vacancy	Vacancy	P64	P63	P62	P61	P60
	Readable	Readable	Readable	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up
	and	and	and	1: No	1: No	1: No	1: No	1: No
	writable	writable	writable	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes

Note: Each bit is set to '1' as the initialized value, therefore the pull-up option is not selected.

### ■ PROGRAMMING TO THE EPROM ON THE MB89P627


The MB89P627 is an OTPROM version of the MB89620R series.

#### 1. Features

- 32-Kbyte PROM on chip
- Options can be set using the EPROM programmer.
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)

#### 2. Memory Space

Memory space in each mode such as 32-Kbyte PROM, option area is diagrammed below.



#### 3. Programming to the EPROM

In EPROM mode, the MB89P627 functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.

When the operating ROM area for a single chip is 32 Kbytes ( $8007_{H}$  to FFFF<sub>H</sub>) the PROM can be programmed as follows:

#### • Programming procedure

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 0007<sub>H</sub> to 7FFF<sub>H</sub> (note that addresses 8007<sub>H</sub> to FFFF<sub>H</sub> while operating as a single chip assign to 0007<sub>H</sub> to 7FFF<sub>H</sub> in EPROM mode). Load option data into addresses 0000<sub>H</sub> to 0006<sub>H</sub> of the EPROM programmer. (For information about each corresponding option, see "4. Setting OTPROM Options.")
- (3) Program to 0000H to 7FFFH with the EPROM programmer.

#### 4. Setting OTPROM Options

The programming procedure is the same as that for the PROM. Options can be set by programming values at the addresses shown on the memory map.

The relationship between bits and options is shown on the following bit map:

#### • OTPROM option bit map (MB89P627)


Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0000н	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Reset pin output 1: Yes 0: No	Oscillation stabilization time 1: Crystal 0: Ceramic	Power-on reset 1: Yes 0: No
0001 <sub>H</sub>	P07	P06	P05	P04	P03	P02	P01	P00
	Pull-up	Pull-up						
	1: No	1: No						
	0: Yes	0: Yes						
0002н	P17	P16	P15	P14	P13	P12	P11	P10
	Pull-up	Pull-up						
	1: No	1: No						
	0: Yes	0: Yes						
0003н	P37	P36	P35	P34	P33	P32	P31	P30
	Pull-up	Pull-up						
	1: No	1: No						
	0: Yes	0: Yes						
0004н	P57	P56	P55	P54	P53	P52	P51	P50
	Pull-up	Pull-up						
	1: No	1: No						
	0: Yes	0: Yes						
0005H	Vacancy	Vacancy	Vacancy	P64	P63	P62	P61	P60
	Readable	Readable	Readable	Pull-up	Pull-up	Pull-up	Pull-up	Pull-up
	and	and	and	1: No	1: No	1: No	1: No	1: No
	writable	writable	writable	0: Yes	0: Yes	0: Yes	0: Yes	0: Yes
0006н	Vacancy	Vacancy						
	Readable	Readable						
	and	and						
	writable	writable						

Note: Each bit is set to '1' as the initialized value, therefore the pull-up option is not selected.

### ■ HANDLING THE MB89P625/P627

#### 1. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM microcomputer program.



#### 2. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of 100% cannot be assured at all times.

#### 3. Erasure

In order to clear all locations of their programmed contents, it is necessary to expose the internal EPROM to an ultraviolet light source. A dosage of 10 Ws/cm<sup>2</sup> is required to completely erase an internal EPROM. This dosage can be obtained by exposure to an ultraviolet lamp (wavelength of 2537 Angstroms (Å)) with intensity of 12000  $\mu$ W/cm<sup>2</sup> for 15 to 21 minutes. The internal EPROM should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the internal EPROM and similar devices, will erase with light sources having wavelengths shorter than 4000Å. Although erasure time will be much longer than with UV source at 2537Å, nevertheless the exposure to fluorescent light and sunlight will eventually erase the internal EPROM, and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

### 4. EPROM Programmer Socket Adapter and Recommended Programmer Manufacturer

	Compatible socket		Recomme	r manufacturer name		
Part number	Package	adapter Sun Hayato Co., Ltd.	Data I/O Co., Ltd.			Advantest Corp.
			UNISITE	3900	2900	R4945A
MB89P625P-SH	SH-DIP-64	ROM-64SD-28DP-8L	Recomm	Recommended —		Recommended
MB89P625PF	QFP-64	ROM-64QF-28DP-8L	Recommended		Recommended	
MB89P625PFM	QFP-64	ROM-64QF2-28DP-8L	Recom- mended — F		Recommended	

\*: It is required to connect a capacitor of approximately 0.1 µF between VPP and GND, and Vcc and GND.

Inquiry:Sun Hayato Co., Ltd.: TEL (81)-3-3986-0403 FAX (81)-3-5396-9106

> Data I/O Co., Ltd.: TEL:USA/ASIA(1)-206-881-6444 EUROPE(49)-8-985-8580

Advantest Corp.:TEL:Except JAPAN (81)-3-3930-4111

### ■ PROGRAMMING TO THE EPROM PIGGYBACK/EVALUATION DEVICE

#### 1. EPROM for Use

MBM27C256A-20TV, MBM27C256A-20CZ

#### 2. Programming Socket Adapter

To program to the PROM using an EPROM programmer, use the socket adapter (manufacturer: Sun Hayato Co., Ltd.) listed below.


Package	Adapter socket part number
LCC-32 (Rectangle)	ROM-32LC-28DP-YG

Inquiry: Sun Hayato Co., Ltd.:TEL (81)-3-3986-0403

FAX (81)-3-5396-9106

#### 3. Memory Space


Memory space in 32-Kbyte PROM is diagrammed below.



#### 4. Programming to the EPROM

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 0006<sub>H</sub> to 7FFF<sub>H</sub>.
- (3) Program to 0000 to 7FFF<sub>H</sub> with the EPROM programmer.


BLOCK DIAGRAM



# CPU CORE

#### 1. Memory Space

The microcontrollers of the MB89620R series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89620R series is structured as illustrated below.



\*3: Access to this area is prohibited when using external bus mode.


# 2. Registers

The F<sup>2</sup>MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:

Program counter (PC):	A 16-bit register for indicating instruction storage positions
Accumulator (A):	A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8-bit data processing instruction, the lower byte is used.
Temporary accumulator (T):	A 16-bit register which performs arithmetic operations with the accumulator When the instruction is an 8-bit data processing instruction, the lower byte is used.
Index register (IX):	A 16-bit register for index modification
Extra pointer (EP):	A 16-bit pointer for indicating a memory address
Stack pointer (SP):	A 16-bit register for indicating a stack area
Program status (PS):	A 16-bit register for storing a register pointer, a condition code

■ 16 bits		Initial value
PC	: Program counter	FFFDH
A	: Accumulator	Indeterminate
Т	: Temporary accumulator	Indeterminate
IX	: Index register	Indeterminate
EP	: Extra pointer	Indeterminate
SP	: Stack pointer	Indeterminate
PS		ag = 0, IL1, 0 = 11 e other bit values are indeterminate.

The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.

RP         Lower OP codes           "0" "0" "0" "0" "0" "0" "1"         R4 R3 R2 R1 R0         b2 b1 b0
"0" "0" "0" "0" "0" "0" "0" "1" R4 R3 R2 R1 R0 b2 b1 b0
$\uparrow \uparrow \downarrow \downarrow \downarrow \downarrow$
Generated addresses A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0

The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

- H-flag: Set to '1' when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared to '0' otherwise. This flag is for decimal adjustment instructions.
- I-flag: Interrupt is enabled when this flag is set to '1'. Interrupt is disabled when the flag is cleared to '0'. Cleared to '0' at the reset.
- IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

IL1	IL0	Interrupt level	High-low
0	0	1	High
0	1		f
1	0	2	•
1	1	3	Low

- N-flag:Set to '1' if the MSB becomes '1' as the result of an arithmetic operation. Cleared to '0' when the bit is cleared to '0'.
- Z-flag: Set to '1' when an arithmetic operation results in 0. Cleared to '0' otherwise.
- V-flag: Set to '1' if the complement on 2 overflows as a result of an arithmetic operation. Cleared to '0' if the overflow does not occur.
- C-flag:Set to '1' when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared to '0' otherwise.


Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: An 8-bit register for storing data

The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers and up to a total of 32 banks can be used on the MB89620R. In the MB89623R, there are 16 banks in internal RAM. The remaining 16 banks can be extended externally by allocating an external RAM to addresses 0180<sup>H</sup> to 01FF<sup>H</sup> using an external circuit. The bank currently in use is indicated by the register bank pointer (RP).

Note: The number of register banks that can be used varies with the RAM size.



# ■ I/O MAP

Address	Read/write	Register name	Register description	
00н	(R/W)	PDR0	Port 0 data register	
01н	(W)	DDR0	Port 0 data direction register	
02н	(R/W)	PDR1	Port 1 data register	
03н	(W)	DDR1	Port 1 data direction register	
04н	(R/W)	PDR2	Port 2 data register	
05н	(R/W)	BCTR	External bus pin control register	
06н			Vacancy	
07н			Vacancy	
08н	(R/W)	STBC	Standby control register	
09н	(R/W)	WDTC	Watchdog timer control register	
0Ан	(R/W)	TBTC	Timebase timer control register	
0Вн			Vacancy	
ОСн	(R/W)	PDR3	Port 3 data register	
0Dн	(W)	DDR3	Port 3 data direction register	
0Ен	(R/W)	PDR4	Port 4 data register	
0Fн	(R/W)	BZCR	Buzzer register	
10н	(R/W)	PDR5	Port 5 data register	
11н	(R)	PDR6	Port 6 data register	
12н	(R/W)	CNTR	PWM control register	
13н	(W)	COMR	PWM compare register	
14н	(R/W)	PCR1	PWC pulse width control register 1	
15н	(R/W)	PCR2	PWC pulse width control register 2	
16н	(R/W)	RLBR	PWC reload buffer register	
17н			Vacancy	
18н	(R/W)	TMCR	16-bit timer control register	
19н	(R/W)	TCHR	16-bit timer count register (H)	
1Ан	(R/W)	TCLR	16-bit timer count register (L)	
1Вн		1	Vacancy	
1Сн	(R/W)	SMR1	Serial I/O 1 mode register	
1Dн	(R/W)	SDR1	Serial I/O 1 data register	
1Ен	(R/W)	SMR2	Serial I/O 2 mode register	
1Fн	(R/W)	SDR2	Serial I/O 2 data register	

(Continued)

Address	Read/write	Register name	Register description	
20н	(R/W)	ADC1	A/D converter control register 1	
21н	(R/W)	ADC2	A/D converter control register 2	
22н	(R/W)	ADCD	A/D converter data register	
23н			Vacancy	
24н	(R/W)	EIC1	External interrupt 1 control register 1	
25н	(R/W)	EIC2	External interrupt 1 control register 2	
26н to 7Вн			Vacancy	
7Сн	(VV)	ILR1	Interrupt level setting register 1	
7Dн	(VV)	ILR2	Interrupt level setting register 2	
7Ен	(VV)	ILR3 Interrupt level setting register 3		
7 <b>F</b> н			Vacancy	

### (Continued)

Note: Do not use vacancies.

# ■ ELECTRICAL CHARACTERISTICS

#### 1. Absolute Maximum Ratings

(1)/00-	V	00	۱N
(AVss=	v ss =	0.0	v)

Devementar	Symbol	Rat	ting	Unit	Remarks
Parameter	Symbol	Min.	Max.	Unit	Remarks
Power supply voltage	Vcc AVcc	Vss-0.3	Vss + 7.0	V	*1
A/D converter reference input voltage	AVR	Vss-0.3	Vss + 7.0	V	AVR must not exceed AVcc + 0.3 V.
	Vi	Vss-0.3	Vcc + 0.3	V	Except P40 to P47*2
Input voltage	VI2	Vss-0.3	Vss + 7.0	V	P40 to P47
Output voltage	Vo	Vss-0.3	Vcc + 0.3	V	Except P40 to P47*2
Oulput voltage	V <sub>O2</sub>	Vss-0.3	Vss + 7.0	V	P40 to P47
"L" level maximum output current	Iol		20	mA	
"L" level average output current	Iolav		4	mA	Average value (operating current × operating rate)
"L" level total maximum output current	ΣIOL		100	mA	
"L" level total average output current	$\sum$ Iolav		40	mA	Average value (operating current $\times$ operating rate)
"H" level maximum output current	Іон		-20	mA	
"H" level average output current	Іонач		-4	mA	Average value (operating current × operating rate)
"H" level total maximum output current	∑Іон		-50	mA	
"H" level total average output current	∑Іона∨		-20	mA	Average value (operating current × operating rate)
Power consumption	PD		300	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

\*1: Use AVcc and Vcc set to the same voltage.

Take care so that AVcc does not exceed Vcc, such as when power is turned on.

\*2: V<sub>I</sub> and V<sub>0</sub> must not exceed V<sub>CC</sub> + 0.3 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

#### 2. Recommended Operating Conditions

(AVss = Vss = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks
Parameter	Symbol	Min.	Max.	Unit	Reliarks
	N	2.2*	6.0*	V	Normal operation assurance range* (MB89623R/625R/626R/627R)
Power supply voltage	Vcc AVcc	2.7*	6.0*	V	Normal operation assurance range* (MB89P625/W625/P627/T627R/W627/PV620)
		1.5	6.0	V	Retains the RAM state in stop mode
A/D converter reference input voltage	AVR	0.0	AVcc	V	
Operating temperature	TA	-40	+85	°C	

\*: These values vary with the operating frequency and analog assurance range. See Figure 1 and "5. A/D Converter Electrical Characteristics."




Figure 1 indicates the operating frequency of the external oscillator at an instruction cycle of 4/Fc.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

# 3. DC Characteristics

$(AV_{CC} = V_{CC} = 5.0 \text{ V}, \text{ AV}_{SS} = V_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C t}$									
Parameter	Sym-	Pin name	Condition		Value		Unit	Remarks	
raianetei	bol	T III Hame	Condition	Min.	Тур.	Max.	Onic	Remarks	
	VIH	P00 to P07, P10 to P17, P22, P23		0.7 Vcc	_	Vcc + 0.3	V		
"H" level input voltage	Vihs	RST, MOD0, MOD1, P30 to P37, P60 to P64		0.8 Vcc	_	Vcc + 0.3	v		
	VIHS2	P40 to P47		0.8 Vcc	_	Vcc + 0.3	V		
	VIL	P00 to P07, P10 to P17, P22, P23		Vss-0.3	_	0.3 Vcc	V		
"L" level input voltage	Vils	RST, MOD0, MOD1, P30 to P37, P40 to P47, P60 to P64		Vss - 0.3		0.2 Vcc	V		
Open-drain output pin	Vd	P50 to P57		Vss-0.3	—	Vcc + 0.3	V		
application voltage	V <sub>D2</sub>	P40 to P47		Vss-0.3		Vss + 6.0	V		
"H" level output voltage	Vон	P00 to P07, P10 to P17, P20 to P27, P30 to P37	Iон = -2.0 mA	4.0	_	_	v		
"L" level output voltage	Vol	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57	lo∟= +4.0 mA	_		0.4	V		
	Vol2	RST	1			0.4	V		
Input leakage current (Hi-z output leakage current)	ILI1	P00 to P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P60 to P64, MOD0, MOD1	0.0 V < Vı < Vcc	_	_	±5	μΑ	Without pull-up resistor	
Pull-up resistance	Rpull	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, <u>P60</u> to P64, RST	VI = 0.0 V	25	50	100	kΩ		

- Vc - Va ±82°C) 10°C to

(Continued)

 $(AVcc = Vcc = 5.0 \text{ V}, \text{ AVss} = Vss = 0.0 \text{ V}, \text{ }T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$ 

Parameter	Sym-				Value	l Init	Domorko	
bol	bol	Pin name	Condition	Min.	Тур.	Max.	Unit	Remarks
	lcc		Fc = 10 MHz Normal	_	9	15	mA	MB89623R/ 625R/626R/ 627R/T627R/ PV620
	Vcc	operating mode t <sub>inst</sub> <sup>*2</sup> = 0.4 μs	_	10	18	mA	MB89P625/ W625 MB89P627/ W627	
Power supply current <sup>∗1</sup>	Iccs		$F_c = 10 \text{ MHz}$ Sleep mode $t_{inst}^{2} = 0.4 \ \mu s$	_	3	4	mA	
	Іссн		Stop mode T <sub>A</sub> = +25°C	—	_	1	μA	
	IA		Fc = 10 MHz, when starting A/D conversion	_	1	3	mA	
	Іан	AVcc	$F_c = 10 \text{ MHz},$ $T_A = +25^{\circ}C,$ when stopping A/D conversion	_		1	μΑ	
Input capacitance	CIN	Other than AVcc, AVss, Vcc, and Vss	f = 1 MHz		10		pF	

\*1: In the case of the MB89PV620, the current consumed by the connected EPROM and ICE is not included. The power supply current is measured at the external clock.

\*2: For information on tinst, see "(4) Instruction Cycle" in "4. AC Characteristics."


#### 4. AC Characteristics

#### (1) Reset Timing

(Vcc = +5.0 V±10%, AVss = Vss = 0.0 V, T<sub>A</sub> = -40°C to +85°C)

Parameter	Symbol	Condition	Valu	ue	Unit	Remarks
Farameter	Symbol	Condition	Min.	Max.	Unit	
RST "L" pulse width	<b>t</b> zlzh		<b>16 t</b> xcy∟		ns	

Note:  $t_{XCYL}$  is the oscillation cycle (1/Fc) to input to the X0 pin.




#### (2) Power-on Reset

 $(AV_{SS} = V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 


Parameter	Symbol Condition Value Ur		Unit	Remarks		
Falameter	Symbol	Condition	Min.	Max.	Unit	iteliidi kə
Power supply rising time	tR			50	ms	Power-on reset function only
Power supply cut-off time	<b>t</b> off		1		ms	Due to repeated operations

Note: Make sure that power supply rises within the selected oscillation stabilization time. If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.



#### (3) Clock Timing

$(AV_{SS} = V_{SS} = 0.0 \text{ V},  \text{T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$									
Deremeter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks		
Parameter	Symbol		Condition	Min.	Max.				
Clock frequency	Fc	X0, X1		1	10	MHz			
Clock cycle time	txycL	X0, X1	+	100	1000	ns			
Input clock pulse width	P <sub>WH</sub> P <sub>WL</sub>	X0		20	_	ns	External clock		
Input clock rising/falling time	tcr tcf	X0	•		10	ns	External clock		




(4) Instruction Cycle

Parameter	Symbol	Value (typical)	Unit	Remarks
Instruction cycle (minimum execution time)	tinst	4/Fc	μs	$t_{\text{inst}}$ = 0.4 $\mu s$ when operating at Fc = 10 MHz

(5) Clock Output Timing

Parameter	Symbol	Pin name	Condition	Value		Unit	Remarks	
Parameter Symbol		Fininame	Condition	Min.	Max.	Unit	Remarks	
Cycle time	tcyc	CLK	CLK		200	_	ns	txcyL × 2 at 10 MHz oscillation
$CLK \uparrow \to CLK \downarrow$	tснс∟			30	100	ns	Approx. tcyc/2 at 10 MHz oscillation	

 $(V_{CC} = +5.0 \text{ V} \pm 10\%, \text{ AV}_{SS} = \text{V}_{SS} = 0.0 \text{ V}, \text{ } \text{T}_{\text{A}} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$ 




### (6) Bus Read Timing

Deremeter	Symbol	Pin name	Condition	Val	ue	Unit	Remarks	
Parameter	Symbol	Pin name	Condition	Min.	Max.	Unit	Itema ka	
Valid address $\rightarrow \overline{RD} \downarrow$ time	<b>t</b> avrl	RD, A15 to A08, AD7 to AD0		1/4 t <sub>inst</sub> *– 64 ns	—	μs		
RD pulse width	<b>t</b> rlrh	RD		1/4 t <sub>inst</sub> *– 20 ns	—	μs		
Valid address $\rightarrow$ data read time	tavdv	AD7 to AD0, A15 to A08	-	_	1/2 t <sub>inst</sub> *	μs	In the case of no wait	
$\overline{RD} \downarrow \rightarrow data \ read \ time$	<b>t</b> RLDV	RD, AD7 to AD0		_	1/2 t <sub>inst</sub> *– 80 ns	μs	In the case of no wait	
$\overline{RD} \uparrow \rightarrow data$ hold time	<b>t</b> RHDX	AD7 to AD0, RD		0	_	μs		
$\overline{RD} \uparrow \rightarrow ALE \uparrow time$	<b>t</b> RHLH	RD, ALE		1/4 t <sub>inst</sub> *– 40 ns	—	μs		
$\overline{RD} \uparrow \rightarrow address$ invalid time	<b>t</b> RHAX	RD, A15 to A08		1/4 t <sub>inst</sub> *– 40 ns	—	μs		
$\overline{RD} \downarrow \rightarrow CLK \uparrow time$	<b>t</b> RLCH	RD, CLK		1/4 t <sub>inst</sub> *- 40 ns	_	μs		
$CLK \downarrow \rightarrow \overline{RD} \uparrow time$	<b>t</b> clrh	RD, CLK		0		ns		
$\overline{RD} \downarrow \rightarrow BUFC \downarrow time$	<b>t</b> rlbl	RD, BUFC		-5		μs		
$BUFC \uparrow \rightarrow valid \ address \ time$	<b>t</b> BHAV	A15 to A08, AD7 to AD0, BUFC		5	_	μs		

#### (Vcc = +5.0 V $\pm$ 10%, Fc = 10 MHz, AVss = Vss= 0.0 V, TA = -40°C to +85°C)

\*: For information on tinst, see "(4) Instruction Cycle."




### (7) Bus Write Timing

$(V_{cc} = +5.0 V \pm 10\%, F_c = 10 MHz, AV_{ss} = V_{ss} = 0.0 V, T_A = -40^{\circ}C \text{ to } +85$									
Parameter	Symbol	Pin name	Condition	Valu	le	Unit	Remarks		
Farameter	Symbol		Condition	Min.	Max.	Unit	IVEIIIai KS		
Valid address $\rightarrow$ ALE $\downarrow$ time	tavll	AD7 to AD0, ALE, A15 to A08		1/4 t <sub>inst</sub> *1– 64 ns	_	μs			
$ALE \downarrow time \rightarrow address$ invalid time	<b>t</b> llax	AD7 to AD0, ALE, A15 to A08		5	—	ns			
Valid address $\rightarrow \overline{\text{WR}} \downarrow \text{time}$	<b>t</b> avwl	WR, ALE		1/4 t <sub>inst</sub> *1– 60 ns		μs			
WR pulse width	<b>t</b> wlwh	WR		1/2 t <sub>inst</sub> *1– 20 ns		μs			
Write data $\rightarrow \overline{WR} \uparrow$ time	<b>t</b> dvwh	AD7 to AD0, WR		1/2 t <sub>inst</sub> *1- 60 ns		μs			
$\overline{WR} \uparrow \rightarrow address$ invalid time	<b>t</b> whax	WR, A15 to A08		1/4 t <sub>inst</sub> *1- 40 ns		ns			
$\overline{WR} \uparrow \rightarrow data  hold time$	twhdx	AD7 to AD0, WR		1/4 t <sub>inst</sub> *1- 40 ns		μs			
$\overline{WR} \uparrow \rightarrow ALE \uparrow time$	twhlh	WR, ALE		1/4 t <sub>inst</sub> *1- 40 ns		μs			
$\overline{WR} \downarrow \rightarrow CLK \uparrow time$	<b>t</b> wlch			1/4 t <sub>inst</sub> *1- 40 ns		μs			
$CLK \downarrow \to \overline{WR} \uparrow time$	<b>t</b> CLWH	WR, CLK		0		ns			
ALE pulse width	<b>t</b> lhll	ALE		1/4 t <sub>inst</sub> *1– 35 ns*2	_	μs			
$ALE \downarrow \to CLK \uparrow time$	<b>t</b> llch	ALE,CLK		1/4 t <sub>inst</sub> *1–30 ns*2		μs			

\*1: For information on tinst, see "(4) Instruction Cycle."


\*2: These characteristics are also applicable to the bus read timing.



### (8) Ready Input Timing

Basanta	Querra ha a l	,		= 10 MHz, AVss <b>Va</b>	s = Vss= 0.0 V, <sup>-</sup> lue		,
Parameter	Symbol	Pin name	Condition	Min.	Max.	Unit	Remarks
RDY valid $\rightarrow$ CLK $\uparrow$ time	tүүсн	RDY, CLK		60		ns	*
$CLK \uparrow \to RDY \text{ invalid time}$	tснух	NDT, CLK	_	0		ns	*

\*: These characteristics are also applicable to the read cycle.




### (9) Serial I/O Timing

	1	1	$(V_{cc} = +5.0 V \pm 10\%, AV_{ss} = V_{ss} = 0.0 V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C$				
Parameter	Symbol	Pin name	Condition	Va	ue	Unit	Remarks
i arameter	Oymoor	1 in name	Condition	Min.	Max.	onit	itemarks
Serial clock cycle time	tscyc	SCK1, SCK2		2 t <sub>inst</sub> *	_	μs	
SCK1 $\downarrow \rightarrow$ SO1 time SCK2 $\downarrow \rightarrow$ SO2 time	tslov	SCK1, SO1 SCK2, SO2	Internal shift clock mode	-200	200	ns	
Valid SI1 $\rightarrow$ SCK1 $\uparrow$ Valid SI2 $\rightarrow$ SCK2 $\uparrow$	tıvsн	SI1, SCK1 SI2, SCK2		1/2 t <sub>inst</sub> *	_	μs	
SCK1 $\uparrow \rightarrow$ valid SI1 hold time SCK2 $\uparrow \rightarrow$ valid SI2 hold time	tsніх	SCK1, SI1 SCK2, SI2		1/2 t <sub>inst</sub> *	_	μs	
Serial clock "H" pulse width	ts∺s∟	SCK1, SCK2		1 t <sub>inst</sub> *	_	μs	
Serial clock "L" pulse width	tslsh	SCK1, SCK2		1 t <sub>inst</sub> *	_	μs	
SCK1 $\downarrow \rightarrow$ SO1 time SCK2 $\downarrow \rightarrow$ SO2 time	tslov	SCK1, SO1 SCK2, SO2	External shift clock mode	0	200	ns	
Valid SI1 $\rightarrow$ SCK1 $\uparrow$ Valid SI2 $\rightarrow$ SCK2 $\uparrow$	tıvsн	SI1, SCK1 SI2, SCK2		1/2 t <sub>inst</sub> *		μs	
SCK1 $\uparrow \rightarrow$ valid SI1 hold time SCK2 $\uparrow \rightarrow$ valid SI2 hold time	tsніх	SCK1, SI1 SCK2, SI2		1/2 t <sub>inst</sub> *	_	μs	

 $(V_{CC} = +5.0 \text{ V} \pm 10\%, \text{ AV}_{SS} = \text{V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$ 


\*: For information on tinst, see "(4) Instruction Cycle."



### (10) Peripheral Input Timing

		(	Vcc = +5.0 V±10%	6, AVss = \	$V_{\rm SS} = 0.0  \rm V$	, T <sub>A</sub> = −4	0°C to +85°C)
Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Parameter	Symbol	Fin name	Condition	Min.	Max.	Unit	
Peripheral input "H" pulse width 1	tiliH1	PWC,		2 tinst*	—	μs	
Peripheral input "L" pulse width 1	tıHı∟1	EC, INT0 to INT3	_	2 tinst*	—	μs	
Peripheral input "H" pulse width 2	tiliH2		A/D mode	32 tinst*	—	μs	
Peripheral input "L" pulse width 2	tiHIL2	ADST	A/D mode	32 tinst*	_	μs	
Peripheral input "H" pulse width 2	tiliH2	ADOT	Sense mode	8 tinst*	_	μs	
Peripheral input "L" pulse width 2	tiHIL2		Sense mode	8 tinst*	—	μs	

\*: For information on tinst, see "(4) Instruction Cycle."




### 5. A/D Converter Electrical Characteristics

	1	1	(AVcc=	$V_{\rm CC} = +3.5 \text{ V to}$		= Vss = 0.0 V, TA	$4 = -40^{\circ}$	°C to +85°C		
Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks		
i didinotor	Cymbol	1 III IIailio	Contaition	Min.	Тур.	Max.	0 III			
Resolution			—	—	—	8	bit			
Total error				_	—	±1.5	LSB			
Linearity error	] —			_	—	±1.0	LSB			
Differential linearity error				_	_	±0.9	LSB			
Zero transition voltage	Vот		AVR=AVcc	AVss-1.0LSB	AVss+0.5LSB	AVss+2.0LSB	mV			
Full-scale transition voltage	Vfst					AVR-3.0LSB	AVR-1.5LSB	AVR	mV	
Interchannel disparity				_	_	0.5	LSB			
A/D mode conversion time	_						44 t <sub>inst</sub> *		μs	
Sense mode conversion time				_	12 t <sub>inst</sub> *	_	μs			
Analog port input current	Iain	AN0 to AN7			_	10	μA			
Analog input voltage	—			0.0		AVR	V			
Reference voltage	—		-	0.0		AVcc	V			
Reference voltage	IR	AVR	AVR = 5.0 V, when starting A/D conversion	_	100		μΑ			
supply current	Iгн		AVR = 5.0 V, when stopping A/D conversion			1	μΑ			

\*: For information on tinst, see "(4) Instruction Cycle" in "4 AC Characteristics."

### 6. A/D Converter Glossary

- Resolution
   Analog changes that are identifiable with the A/D converter.
   When the number of bits is 8, analog voltage can be divided into 2<sup>8</sup> = 256.
- Linearity error (unit: LSB) The deviation of the straight line connecting the zero transition point ("0000 0000" ↔ "0000 0001") with the full-scale transition point ("1111 1111" ↔ "1111 1110") from actual conversion characteristics
- Differential linearity error (unit: LSB) The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value
- Total error (unit: LSB) The difference between theoretical and actual conversion values




### 7. Notes on Using A/D Converter

#### · Input impedance of the analog input pins

The A/D converter contains a sample hold circuit as illustrated below to fetch analog input voltage into the sample hold capacitor for eight instruction cycles after activating A/D conversion.

For this reason, if the output impedance of the external circuit for the analog input is high, analog input voltage might not stabilize within the analog input sampling period. Therefore, it is recommended to keep the output impedance of the external circuit low (below 10 k $\Omega$ ).

Note that if the impedance cannot be kept low, it is recommended to connect an external capacitor of about 0.1  $\mu$ F for the analog input pin.




#### • Error


The smaller the | AVR – AVss |, the greater the error would become relatively.

### ■ EXAMPLE CHARACTERISTICS


#### (1) "L" Level Output Voltage




#### (2) "H" Level Output Voltage




#### (3) "H" Level Input Voltage/"L" Level Input Voltage (CMOS Input)




#### (4) "H" Level Input Voltage/"L" Level Input Voltage (Hysteresis Input)





### (5) Power Supply Current (External Clock)





### ■ INSTRUCTIONS (136 INSTRUCTIONS)

Execution instructions can be divided into the following four groups:

- Transfer
  Arithmetic operation
- Branch Others

Table 1 lists symbols used for notation of instructions.

Table 1 Instruction S	ymbols
-----------------------	--------

Symbol	Meaning
dir	Direct address (8 bits)
off	Offset (8 bits)
ext	Extended address (16 bits)
#vct	Vector table number (3 bits)
#d8	Immediate data (8 bits)
#d16	Immediate data (16 bits)
dir: b	Bit direct address (8:3 bits)
rel	Branch relative address (8 bits)
@	Register indirect (Example: @A, @IX, @EP)
А	Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.)
AH	Upper 8 bits of accumulator A (8 bits)
AL	Lower 8 bits of accumulator A (8 bits)
Т	Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the instruction in use.)
TH	Upper 8 bits of temporary accumulator T (8 bits)
TL	Lower 8 bits of temporary accumulator T (8 bits)
IX	Index register IX (16 bits)
EP	Extra pointer EP (16 bits)
PC	Program counter PC (16 bits)
SP	Stack pointer SP (16 bits)
PS	Program status PS (16 bits)
dr	Accumulator A or index register IX (16 bits)
CCR	Condition code register CCR (8 bits)
RP	Register bank pointer RP (5 bits)
Ri	General-purpose register Ri (8 bits, i = 0 to 7)
×	Indicates that the very $\times$ is the immediate data. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
(×)	Indicates that the contents of $\times$ is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
(( × ))	The address indicated by the contents of $\times$ is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
Mnemor	s indicate the following: nic: Assembler notation of an instruction

The number of instructions ~:

#: The number of bytes

Operation of an instruction Operation:

TĹ, TH, AH:

- A content change when each of the TL, TH, and AH instructions is executed. Symbols in the column indicate the following:
  "-" indicates no change.
  dH is the 8 upper bits of operation description data.

  - AL and AH must become the contents of AL and AH prior to the instruction executed.
  - 00 becomes 00.

N, Z, V, C: An instruction of which the corresponding flag will change. If + is written in this column, the relevant instruction will change its corresponding flag.

#### OP code: Code of an instruction. If an instruction is more than one code, it is written according to the following rule:

Example: 48 to  $4F \leftarrow$  This indicates 48, 49, ... 4F.

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
MOV dir,A	3	2	$(dir) \leftarrow (A)$	_	-	_		45
MOV @IX +off,A	4	2	$((IX) + off) \leftarrow (A)$	—	—	—		46
MOV ext,A	4	3	$(ext) \leftarrow (A)$	_	—	—		61
MOV @EP,A	3	1	$((EP)) \leftarrow (A)$	_	—	—		47
MOV Ri,A	3	1	$(Ri) \leftarrow (A)$	_	_	—		48 to 4F
MOV A,#d8	2	2	$(A) \leftarrow dB$	AL	_	—	+ +	04
MOV A,dir	3	2	$(A) \leftarrow (dir)$	AL	—	—	+ +	05
MOV A,@IX +off	4	2	$(A) \leftarrow ((IX) + off)$	AL	_	_	+ +	06
MOV A,ext	4	3	$(A) \leftarrow (ext)$	AL	_	_	+ +	60
MOV A,@A	3	1	$(A) \leftarrow ((A))$	AL	_	_	+ +	92
MOV A,@EP	3	1	$(A) \leftarrow ((EP))$	AL	_	_	+ +	07
MOV A,Ri	3	1	$(A) \leftarrow (Ri)$	AL	_	_	+ +	08 to 0F
MOV dir,#d8	4	3	(dír) ← dĺ	_	_	_		85
MOV @IX +off,#d8	5	3	$i(IX) + off) \leftarrow d8$	_	_	_		86
MOV @EP,#d8	4	2	( (EP) ) ← d8	_	_	_		87
MOV Ri,#d8	4	2	$(Ri) \leftarrow d8$	_	_	_		88 to 8F
MOVW dir,A	4	2	$(dir) \leftarrow (AH), (dir + 1) \leftarrow (AL)$	_	_	_		D5
MOVW @IX +off,A	5	2	$((IX) + off) \leftarrow (AH),$	_	_	_		D6
	Ŭ	-	$((IX) + off + 1) \leftarrow (AL)$					20
MOVW ext,A	5	3	$(ext) \leftarrow (AH), (ext + 1) \leftarrow (AL)$	_	_	_		D4
MOVW @EP,A	4	1	$((EP)) \leftarrow (AH), (EP) + 1) \leftarrow (AL)$	_	_	_		D7
MOVW EP,A	2	1	$(EP) \leftarrow (A)$	_	_	_		E3
MOVW A,#d16	3	3	$(A) \leftarrow d16$	AL	AH	dH	++	E4
MOVW A,dir	4	2	$(A) \leftarrow 0.00$ $(AH) \leftarrow (dir), (AL) \leftarrow (dir + 1)$	AL	AH	dH	++	C5
MOVW A,@IX +off	5	2	$(AH) \leftarrow ((IX) + off),$	AL	AH	dH	++	C5 C6
	5	2	$(AII) \leftarrow ((IX) + 0II),$ $(AL) \leftarrow ((IX) + off + 1)$			un	++	00
MOVW A,ext	5	3	$(AL) \leftarrow ((IX) + 0II + 1)$ $(AH) \leftarrow (ext), (AL) \leftarrow (ext + 1)$	AL	AH	dH	<b>.</b>	C4
MOVW A,@A	4	1	$(AH) \leftarrow (AL), (AL) \leftarrow (AL) + 1$ $(AH) \leftarrow (A), (AL) \leftarrow (A) + 1$	AL	AH	dH	++	93
MOVW A,@EP	4	1	$(AH) \leftarrow ((A)), (AL) \leftarrow ((A)) + 1)$ $(AH) \leftarrow ((EP)), (AL) \leftarrow ((EP) + 1)$	AL	AH	dH	++	93 C7
MOVW A, @EF	2	1	$(AII) \leftarrow ((EF)), (AL) \leftarrow ((EF) + 1)$ $(A) \leftarrow (EP)$		AH _	dH	++	F3
MOVW EP,#d16	2	3	$(A) \leftarrow (EF)$ $(EP) \leftarrow d16$	-	_	un _		E7
MOVW IX,A	2	1		_	_			E2
MOVW A,IX	2	1	$(IX) \leftarrow (A)$	-	_	– dH		F2
MOVW SP,A	2	1	$(A) \leftarrow (IX)$	_	_	-		E1
	2		$(SP) \leftarrow (A)$	_		— 		
MOVW A,SP		1	$(A) \leftarrow (SP)$	_	-	dH		F1
MOV @A,T	3 4	1	$((A)) \leftarrow (T)$	_	-	-		82
MOVW @A,T	•	1	$((A)) \leftarrow (TH), ((A) + 1) \leftarrow (TL)$	_	-	_		83
MOVW IX,#d16	3	3	$(IX) \leftarrow d16$	_	_	-		E6
MOVW A,PS	2	1	$(A) \leftarrow (PS)$	—	_	dH		70
MOVW PS,A	2	1	$(PS) \leftarrow (A)$	_	_	_	++++	71
MOVW SP,#d16	3	3	$(SP) \leftarrow d16$	_	-	_		E5
SWAP	2	1	$(AH) \leftrightarrow (AL)$	_	-	AL		10
SETB dir: b	4	2	(dir): b $\leftarrow$ 1	_	-	-		A8 to AF
CLRB dir: b	4	2	(dir): b $\leftarrow 0$	_	-	-		A0 to A7
XCH A,T	2	1	$(AL) \leftrightarrow (TL)$	AL		— 		42
XCHW A,T	3	1	$(A) \leftrightarrow (T)$	AL	AH	dH		43
XCHW A,EP	3	1	$(A) \leftrightarrow (EP)$	_	-	dH		F7
XCHW A,IX	3	1	$(A) \leftrightarrow (IX)$	_	-	dH		F6
XCHW A,SP	3	1	$(A) \leftrightarrow (SP)$	_	—	dH		F5
MOVW A,PC	2	1	$(A) \leftarrow (PC)$	-	-	dH		F0

Table 2 Transfer Instructions (48 instructions)

Note: During byte transfer to A, T ← A is restricted to low bytes.
 Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of F<sup>2</sup>MC-8 family)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
ADDC A,Ri	3	1	$(A) \leftarrow (A) + (Ri) + C$	-	_	_	++++	28 to 2F
ADDC A,#d8	2	2	$(A) \leftarrow (A) + d8 + C$	-	_	_	+ + + +	24
ADDC A,dir	3	2	$(A) \leftarrow (A) + (dir) + C$	_	_	_	+ + + +	25
ADDC A,@IX +off	4	2	$(A) \leftarrow (A) + ((IX) + off) + C$	—	—	—	+ + + +	26
ADDC A,@EP	3	1	$(A) \leftarrow (A) + ((EP)) + C$	_	_	_	+ + + +	27
ADDCW A	3	1	$(A) \leftarrow (A) + (T) + C$	_	_	dH	+ + + +	23
ADDC A	2	1	$(AL) \leftarrow (AL) + (TL) + C$	_	_	_	+ + + +	22
SUBC A,Ri	3	1	$(A) \leftarrow (A) - (Ri) - C$	_	_	_	+ + + +	38 to 3F
SUBC A,#d8	2	2	$(A) \leftarrow (A) - 8b - C$	_	_	_	+ + + +	34
SUBC A,dir	3	2	$(A) \leftarrow (A) - (dir) - C$	—	—	—	+ + + +	35
SUBC A,@IX +off	4	2	$(A) \leftarrow (A) - ((IX) + off) - C$	_	_	_	+ + + +	36
SUBC A,@EP	3	1	$(A) \leftarrow (A) - ((EP)) - C$	_	_	_	+ + + +	37
SUBCW A	3	1	$(A) \leftarrow (T) - (A) - C$	_	—	dH	++++	33
SUBC A	2	1	$(AL) \leftarrow (TL) - (AL) - C$	_	_	_	+ + + +	32
INC Ri	4	1	$(Ri) \leftarrow (Ri) + 1$	_	_	_	+++-	C8 to CF
INCW EP	3	1	$(EP) \leftarrow (EP) + 1$	_	—	_		C3
INCW IX	3	1	$(IX) \leftarrow (IX) + 1$	_	_	_		C2
INCW A	3	1	$(A) \leftarrow (A) + 1$	_	_	dH	++	C0
DEC Ri	4	1	$(Ri) \leftarrow (Ri) - 1$	—	—	—	+ + + -	D8 to DF
DECW EP	3	1	$(EP) \leftarrow (EP) - 1$	_	_	_		D3
DECW IX	3	1	$(IX) \leftarrow (IX) - 1$	_	_	_		D2
DECW A	3	1	$(A) \leftarrow (A) - 1$	_	_	dH	+ +	D0
MULU A	19	1	$(A) \leftarrow (AL) \times (TL)$	_	_	dH		01
DIVU A	21	1	$(A) \leftarrow (T) / (AL), MOD \rightarrow (T)$	dL	00	00		11
ANDW A	3	1	$(A) \leftarrow (A) \land (T)$	—	—	dH	+ + R –	63
ORW A	3	1	$(A) \leftarrow (A) \lor (T)$	—	—	dH	+ + R –	73
XORW A	3	1	$(A) \leftarrow (A) \ \forall \ (T)$	_	—	dH	+ + R –	53
CMP A	2	1	(TL) – (AL)	_	-	_	+ + + +	12
CMPW A	3	1	(T) – (A)	—	—	—	+ + + +	13
RORC A	2	1	ightarrow C  ightarrow A  ightarrow	_	-	-	+ + - +	03
ROLC A	2	1	$-C \leftarrow A \leftarrow$	-	-	-	+ + - +	02
CMP A,#d8	2	2	(A) – d8	_	_	_	+ + + +	14
CMP A,dir	3	2	(A) – (dir)	_	—	_	++++	15
CMP A,@EP	3	1	(A) – ( (EP) )	_	—	_	++++	17
CMP A,@IX +off	4	2	(A) – ( (IX) +off)	_	—	_	++++	16
CMP A,Ri	3	1	(A) – (Ri)	_	_	_	+ + + +	18 to 1F
DAA	2	1	Decimal adjust for addition	_	_	_	+ + + +	84
DAS	2	1	Decimal adjust for subtraction	_	_	_	+ + + +	94
XOR A	2	1	$(A) \leftarrow (AL) \forall (TL)$	_	_	_	+ + R –	52
XOR A,#d8	2	2	$(A) \leftarrow (AL) \forall dB$	_	_	_	+ + R –	54
XOR A,dir	3	2	$(A) \leftarrow (AL) \forall (dir)$	_	—	_	+ + R –	55
XOR A,@EP	3	1	$(A) \leftarrow (AL) \forall ((EP))$	—	—	_	+ + R –	57
XOR A,@IX +off	4	2	$(A) \leftarrow (AL) \forall ((IX) + off)$	_	—	—	+ + R –	56
XOR A,Ri	3	1	$(A) \leftarrow (AL) \forall (Ri)$	_	—	—	+ + R –	58 to 5F
AND A	2	1	$(A) \leftarrow (AL) \land (TL)$	_	—	—	+ + R –	62
AND A,#d8	2	2	$(A) \leftarrow (AL) \land dB$	_	—	—	+ + R –	64
AND A,dir	3	2	$(A) \leftarrow (AL) \land (dir)$	_	-	-	+ + R –	65
1	I	I			I	I		(Continued)

 Table 3
 Arithmetic Operation Instructions (62 instructions)

Mnemonic	۲	#	Operation	TL	TH	AH	NZVC	OP code
AND A,@EP	3	1	$(A) \leftarrow (AL) \land ((EP))$	_	_	-	+ + R –	67
AND A,@IX +off	4	2	$(A) \leftarrow (AL) \land ((IX) + off)$	_	_	_	+ + R –	66
AND A,Ri	3	1	$(A) \leftarrow (AL) \land (Ri)$	_	_	_	+ + R –	68 to 6F
OR A	2	1	$(A) \leftarrow (AL) \lor (TL)$	_	_	—	+ + R –	72
OR A,#d8	2	2	$(A) \leftarrow (AL) \lor d8$	_	_	_	+ + R –	74
OR A,dir	3	2	$(A) \leftarrow (AL) \lor (dir)$	_	_	_	+ + R –	75
OR A,@EP	3	1	$(A) \leftarrow (AL) \lor ((EP))$	_	_	—	+ + R –	77
OR A,@IX +off	4	2	$(A) \leftarrow (AL) \lor ((IX) + off)$	_	_	_	+ + R –	76
OR A,Ri	3	1	$(A) \leftarrow (AL) \lor (Ri)$	_	_	—	+ + R –	78 to 7F
CMP dir,#d8	5	3	(dir) – d8	_	_	—	++++	95
CMP @EP,#d8	4	2	((EP)) – d8	_	_	_	++++	97
CMP @IX +off,#d8	5	3	((IX) + off) – d8	_	_	_	++++	96
CMP Ri,#d8	4	2	(Ri) – d8	_	_	—	++++	98 to 9F
INCW SP	3	1	$(SP) \leftarrow (SP) + 1$	—	_	—		C1
DECW SP	3	1	$(SP) \leftarrow (SP) - 1$	-	-	-		D1

Table 4	Branch	Instructions	(17	instructions)
---------	--------	--------------	-----	---------------

Mnemonic	~	#	Operation	TL	ΤН	AH	NZVC	OP code
BZ/BEQ rel	3	2	If Z = 1 then PC $\leftarrow$ PC + rel	-	_	_		FD
BNZ/BNE rel	3	2	If $Z = 0$ then PC $\leftarrow$ PC + rel	_	_	_		FC
BC/BLO rel	3	2	If C = 1 then PC $\leftarrow$ PC + rel	_	_	_		F9
BNC/BHS rel	3	2	If C = 0 then PC $\leftarrow$ PC + rel	_	_	_		F8
BN rel	3	2	If N = 1 then PC $\leftarrow$ PC + rel	_	_	_		FB
BP rel	3	2	If N = 0 then PC $\leftarrow$ PC + rel	_	_	_		FA
BLT rel	3	2	If $V \forall N = 1$ then $PC \leftarrow PC + rel$	—	_	_		FF
BGE rel	3	2	If $V \forall N = 0$ then $PC \leftarrow PC + rel$	_	_	_		FE
BBC dir: b,rel	5	3	If (dir: b) = 0 then PC $\leftarrow$ PC + rel	—	_	_	-+	B0 to B7
BBS dir: b,rel	5	3	If (dir: b) = 1 then PC $\leftarrow$ PC + rel	—	—	—	-+	B8 to BF
JMP @A	2	1	$(PC) \leftarrow (A)$	_	_	_		E0
JMP ext	3	3	$(PC) \leftarrow ext$	_	_	_		21
CALLV #vct	6	1	Vector call	—	_	_		E8 to EF
CALL ext	6	3	Subroutine call	_	_	_		31
XCHW A,PC	3	1	$(PC) \leftarrow (A), (A) \leftarrow (PC) + 1$	_	_	dH		F4
RET	4	1	Return from subrountine	_	_	_		20
RETI	6	1	Return form interrupt	-	-	-	Restore	30

Table 5	Other	Instructions	(9	instructions)
---------	-------	--------------	----	---------------

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
PUSHW A	4	1		_	_	_		40
POPW A	4	1		_	_	dH		50
PUSHW IX	4	1		_	_	_		41
POPW IX	4	1		_	_	_		51
NOP	1	1		_	_	_		00
CLRC	1	1		_	_	_	R	81
SETC	1	1		_	_	_	S	91
CLRI	1	1		_	_	_		80
SETI	1	1		-	-	-		90

#### 51

# **MB89620R Series**

### ■ INSTRUCTION MAP

11121	RUC															
ш	MOVW A,PC	MOVW A,SP	MOVW A,IX	MOVW A,EP	XCHW A,PC	XCHW A,SP	XCHW A,IX	XCHW A,EP	BNC	BC rel	BP Tel	BN rel	BNZ rel	BZ rel	BGE rel	BLT rel
ш	JMP @A	MOVW SP,A	MOVW IX,A	MOVW EP,A	MOVW A,#d16	MOVW SP,#d16	MOVW IX,#d16	MOVW EP,#d16	CALLV #0	CALLV #1	CALLV #2	CALLV #3	CALLV #4	CALLV #5	CALLV #6	CALLV #7
٥	DECWA	DECW SP	DECW	DECW EP	MOVW ext,A	MOVW dir,A	MOVW @IX +d,A	MOVW @EP,A	DEC R0	DEC R1	DEC R2	DEC R3	DEC R4	DEC R5	DEC R6	DEC R7
U	INCW A	INCW SP	INCW IX	INCW	MOVW A,ext	MOVW A,dir	MOVW A,@IX +d	MOVW A,@EP	INC R0	INC R1	INC R2	INC R3	INC R4	INC R5	INC R6	INC R7
в	BBC dir: 0,rel	BBC dir: 1,rel	BBC dir: 2, rel	BBC dir: 3,rel	BBC dir: 4, rel	BBC dir: 5,rel	BBC dir: 6,rel	BBC dir: 7, rel	BBS dir: 0,rel	BBS dir: 1,rel	BBS dir: 2,rel	BBS dir: 3,rel	BBS dir: 4,rel	BBS dir: 5,rel	BBS dir: 6, rel	BBS dir: 7, rel
A	CLRB dir: 0	CLRB dir: 1	CLRB dir: 2	CLRB dir: 3	CLRB dir: 4	CLRB dir: 5	CLRB dir: 6	CLRB dir: 7	SETB dir: 0	SETB dir: 1	SETB dir: 2	SETB dir: 3	SETB dir: 4	SETB dir. 5	SETB dir: 6	SETB dir: 7
6	SETI	SETC	MOV A,@A	MOVW A,@A	DAS	CMP dir,#d8	CMP @IX +d,#d8	CMP @EP,#d 8	CMP R0,#d8	CMP R1,#d8	CMP R2,#d8	CMP R3,#d8	CMP R4,#d8	CMP R5,#d8	CMP R6,#d8	CMP R7,#d8
8	CLRI	CLRC	MOV @A,T	MOVW @A,T	DAA	MOV dir,#d8	MOV @IX +d,#d8	MOV @EP,#d 8	MOV R0,#d8	MOV R1,#d8	MOV R2,#d8	MOV R3,#d8	MOV R4,#d8	MOV R5,#d8	MOV R6,#d8	MOV R7,#d8
7	MOVW A,PS	MOVW PS,A	OR A	ORW A	OR A,#d8	OR A,dir	OR A,@IX +d	OR A,@EP	OR A,R0	OR A,R1	OR A,R2	OR A,R3	OR A,R4	OR A,R5	OR A,R6	OR A,R7
6	MOV A,ext	MOV ext,A	AND A	ANDW A	AND A,#d8	AND A,dir	AND A,@IX +d	AND A,@EP	AND A,R0	AND A,R1	AND A,R2	AND A,R3	AND A,R4	AND A,R5	AND A,R6	AND A,R7
5	POPW A	POPW IX	XOR A	XORW A	XOR A,#d8	XOR A,dir	XOR A,@IX +d	XOR A,@EP	XOR A,R0	XOR A,R1	XOR A,R2	XOR A,R3	XOR A,R4	XOR A,R5	XOR A,R6	XOR A,R7
4	PUSHW A	XI MHSNd	XCH A, T	XCHW A, T		MOV dir,A	MOV @IX +d,A	MOV @EP,A	MOV R0,A	MOV R1,A	MOV R2,A	MOV R3,A	MOV R4,A	MOV R5,A	MOV R6,A	MOV R7,A
е	RETI	CALL addr16	subc A	SUBCW A	SUBC A,#d8	SUBC A,dir	SUBC A,@IX +d	SUBC A,@EP	SUBC A,R0	SUBC A,R1	SUBC A,R2	SUBC A,R3	SUBC A,R4	SUBC A,R5	SUBC A,R6	SUBC A,R7
2	RET	JMP addr16	ADDC A	ADDCW A	ADDC A,#d8	ADDC A,dir	ADDC A,@IX +d	ADDC A,@EP	ADDC A,R0	ADDC A,R1	ADDC A,R2	ADDC A,R3	ADDC A,R4	ADDC A,R5	ADDC A,R6	ADDC A,R7
-	SWAP	DIVU A	CMP A	CMPW A	CMP A,#d8	CMP A,dir	CMP A,@IX +d	CMP A,@EP	CMP A,R0	CMP A,R1	CMP A,R2	CMP A,R3	CMP A,R4	CMP A,R5	CMP A,R6	CMP A,R7
0	NOP	MULU A	ROLC	RORC A	MOV A,#d8	MOV A,dir	MOV A,@IX +d	MOV A,@EP	MOV A,R0	MOV A,R1	MOV A,R2	MOV A,R3	MOV A,R4	MOV A,R5	MOV A,R6	MOV A,R7
ГН	0	-	7	e	4	2	9	2	œ	6	۷	B	ပ	٥	ш	ш


### ■ MASK OPTIONS


No.	Part number	MB89623R         MB89P625           MB89625R         MB89W625           MB89626R         MB89P627           MB89627R         MB89W627		MB89PV620 MB89T627R	
	Specifying procedure	Specify when ordering masking	Set with EPROM programmer	Setting not possible	
1	Pull-up resistors P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P64	Selectable per pin. (P50 to P57 must be set to without a pull-up resistor when an A/D converter is used.)	Can be set per pin. (P40 to P47 are available only for without a pull-up resistor.)	Fixed to without pull-up resistor	
2	Power-on reset selection With power-on reset Without power-on reset	Selectable	Setting possible	Fixed to with power-on reset	
3	Oscillation stabilization time selection Crystal oscillator: 2 <sup>18</sup> /Fc(s) Ceramic oscillator: 2 <sup>14</sup> /Fc(s)	Selectable	Setting possible	Crystal oscillator (2 <sup>18</sup> /Fc(s))	
4	Reset pin output With reset output Without reset output	Selectable	Setting possible	With reset output	


## ■ ORDERING INFORMATION


Part number	Package	Remarks
MB89623RP-SH MB89625RP-SH MB89626RP-SH MB89627RP-SH MB89P625P-SH MB89P627-SH MB89T627RP-SH	64-pin Plastic SH-DIP (DIP-64P-M01)	
MB89623RPFV MB89625RPFV	64-pin Plastic LQFP (FPT-64P-M03)	Lead pitch: 0.5 mm
MB89623RPF MB89625RPF MB89626RPF MB89627RPF MB89P625PF MB89P627PF MB89T623RPF MB89T623RPF MB89T625RPF MB89T627RPF	64-pin Plastic QFP (FPT-64P-M06)	Lead pitch: 1.0 mm
MB89623RPFM MB89625RPFM MB89626RPFM MB89627RPFM MB89P625PFM MB89P627PFM MB89P627PFM	64-pin Plastic QFP (FPT-64P-M09)	Lead pitch: 0.65 mm
MB89W625C-SH MB89W627C-SH	64-pin Ceramic SH-DIP (DIP-64C-A06)	
MB89PV620CF	64-pin Ceramic MQFP (MQP-64C-P01)	
MB89PV620C-SH	64-pin Ceramic MDIP (MDP-64C-P02)	


### ■ PACKAGE DIMENSIONS

















# FUJITSU LIMITED

For further information please contact:

#### Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0721, Japan Tel: +81-3-5322-3347 Fax: +81-3-5322-3386

http://edevice.fujitsu.com/

#### North and South America

FUJITSU MICROELECTRONICS, INC. 3545 North First Street, San Jose, CA 95134-1804, U.S.A. Tel: +1-408-922-9000 Fax: +1-408-922-9179

Customer Response Center *Mon. - Fri.: 7 am - 5 pm (PST)* Tel: +1-800-866-8608 Fax: +1-408-922-9179

http://www.fujitsumicro.com/

#### Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10, D-63303 Dreieich-Buchschlag, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122

http://www.fujitsu-fme.com/

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE. LTD. #05-08, 151 Lorong Chuan, New Tech Park, Singapore 556741 Tel: +65-281-0770 Fax: +65-281-0220

http://www.fmap.com.sg/

#### Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu,Seoul 135-280 Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

F0012 © FUJITSU LIMITED Printed in Japan All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The contents of this document may not be reproduced or copied without the permission of FUJITSU LIMITED.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipments, industrial, communications, and measurement equipments, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.